NPTEL Computer Architecture Week 11 Assignment Answers 2024

Sanket
By Sanket

NPTEL Computer Architecture Week 11 Assignment Answers 2024

1. The performance of a processor is inversely proportional to ______.

  • the time taken to execute a program.
  • the clock frequency.
  • the number of load-use hazards in a program.
  • None of the options
Answer :- For Answers Click Here 

2. Exceptions are generated when ______________.

  • A program accesses an illegal address.
  • We try to divide 5/0.
  • We issue an invalid instruction.
  • All of the options.
Answer :- For Answers Click Here 

3. In forwarding, if the instruction in the EX-stage is a load, and the instruction in the OF-stage uses its loaded value, then there is a stall for __ cycle(s).

  • 3
  • 1
  • 2
  • 0
Answer :- For Answers Click Here 

4. The context of a program refers to the _____________.

  • Value of the PC
  • Value of the flags registers
  • Values contained in all the registers
  • All of the options
Answer :- 

5. The _____________ is responsible for identifying and removing the code that does not determine the final output of a program.

  • Assembler
  • Linker
  • Compiler
  • Loader
Answer :- 

6. Consider a program that has 60% of load instructions. The ideal CPI is 1 for the program and let 40% of the load instructions suffer from a load use hazard, then the CPI is _________________.

  • 1.48
  • 0.48
  • 1.24
  • 0.24
Answer :- For Answers Click Here 

7. A memory built with just DRAM cells _______________.

  • will be too slow.
  • will consume too much power.
  • will need more storage.
  • All of the options
Answer :- 

8. The memory access latency of an application depends on the ________________

  • Size of the memory
  • Number of ports
  • Technology used
  • All of the options
Answer :- 

9. The ________ metric verifies if programs have temporal locality.

  • Access latency
  • Address distance
  • Stack distance
  • None of the options
Answer :- 

10. We cannot create a memory of just SRAM cells because _____________.

  • We need more data storage capacity.
  • We cannot afford 50+ cycles per access.
  • There will be too many transient errors.
  • All of the options.
Answer :- For Answers Click Here 
Share This Article
Leave a comment